

Results 1 - 2 of 2

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us.

Useful downloads: Adobe Acrobat QuickTime Windows Media Player

Page 2 of 2

	Ore to
	Xpla
ı	
	П

Home | Login | Logout | Access Information | Alerts |

	saults
	충
	Sear
i	Ð

Welcome United States Patent and Trademark Office

Results for "(rich m.<in>au)" Your search matched 12 of 1192192 documents.

IEEE XPLORE GUIDE BROWSE A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order

History
Session
» View

New Search

Modify Search

(rích m. <in>au)

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

Proceeding EE CNF

Display Format: ( Citation C Citation & Abstract

Check to search only within this results set

Article Information Select

IEEE Conference

IEE Conference Proceeding

1. Data broadcasting in the USA: low cost delivery alternative and more

Consumer Electronics, IEEE Transactions on

Garr, M.J.; Richer, M.S.;

IEEE Standard

Votume 36, Issue 4, Nov 1990 Page(s):877 - 884 AbstractPlus | Full Text: PDE (428 KB) IEEE JNL Designing Phase-Locked Oscillators for Synchronization ĸ 

Communications, IEEE Transactions on [legacy, pre - 1988] Volume 22, Issue 7, Jul 1974 Page(s):890 - 896 AbstractPlus | Full Text: PDE(576 KB) | IEEE JNL Buffer Sharing in Computer-Communication Network Nodes Communications, IEEE Transactions on [legacy, pre - 1988] Volume 25, Issue 9, Sep 1977 Page(s):958 - 970 Rich, M.; Schwartz, M.; ri C

AbstractPlus | Full Text: PDE(1048 KB) | IEEE JNL

Designing phase locked oscillators for synchronization 

AbstractPlus | Full Text: PDF(696 KB) | IEEE JNL Circuits and Systems, IEEE Transactions on Volume 21, Issue 4, Jul 1974 Page(s):466 - 472

Some practical considerations regarding an ADT-obsessed design Volume 3, Issue 2, March 1988 Page(s):57 - 63 AbstractPlus | Full Text: PDE(808 KB) IEE JNL Software Engineering Journal vi 

Data Broadcasting in the Usa - Low Cost Delivery Alternative and More Gart, M.J.; Richer, M.S.; Gart, M.M.S.; Corosumer Electronics, 1990 ICCE 90, IEEE 1990 international Conference on June 6-8, 1990 Page(s):312 - 313 AbstractPlus | Full Text: PDE(128 KB) IEEE CNF ø 

 $^{7}$ . Underwater robotic operations using a decentralized adaptive neurocontroller

http://ieeexplore.ieee.org/search/searchresult.jsp?disp=cit&queryText=(rich%20m.<in>au)... 7/7/2005

IEEE Xplore# Search Result

Pap, R.M.; Parten, C.R.; Rich, M.L.; Lothers, M.; Thomas, C.R.; Neural Networks for Ocean Engineering, 1991., IEEE Conference on 15-17 Aug. 1991 Page(s):197 - 206

L

AbstractPlus | Full Text: PDE(556 KB) IEEE CNF

X-ray source production in foil implosion machines Rich, M.: Matuska, W.:

Ľ

Pulsad Power Conference, 1995. Digest of Technical Papers. Tenth IEEE International Volume 2, 3-6 July 1995 Page(s):993 - 998 vol.2 AbstractPlus | Full Text: PDE(288 KB) IEEE CNF

PROCYON: 18-MJ, 2-us pulsed power system dolors. WL.: Bartan, E.: Benage, Golorb, J.H.; Anderson, B.G.; Anderson, W.E.; Achinson, W.L.: Bartan, E.: Benage, Colorb, J.H.; Finderson, B.G.; Anderson, W.E.; Achinson, W.E.; Achinson, W.E.; Achinson, W.E.; Achinson, J.F.; Hartan, D.F.; Hartan, D.J.; Hartan, D.J.; Hartan, M.S.; Hartan, M.C.; Jonna, P.P.; Pentrono, D.L.; Reinovsky, R. Shlachtet, J.S.; Sowder, K.D.; Slokes, J.L.; Tabake, L.J.; Torns, D.T.; Veeser, L.R.; Y. Putsed Power Conference, 1985. Digest Technical Papers. Tenth IEEE International Votume 1, 3-6 July 1995 Page(s):478 - 483 vol.1

AbstractPlus | Full Text: PDE(408 KB) IEEE CNF

Ľ

10. Megabar liner experiments on Pegasus II.
Lee, H.; Bartsch, R.R.; Bowers R.L.; Anderson, W.; Atchison, W.L.; Chrien, R.E.; Cocd
Lee, H.; Barts, D.; Rich, M.; Shanahan, W.R.; Soudder, D.W.; Stokes, J.; Veeser, L.; Broste
Pulsad Power Conference, 1997, Digost of Technical Papers, 1997 11th IEEE internat
Volume 1, 29 June-2 July 1997 Page(s):366 - 371 vol.1

AbstractPlus ( Full Text: PDE(460 KB) IEEE CNF

L

11. Experimental verification of a 60 K thermal storage unit Bugby, D.C.; Stordfarf, C.J.; Rickli, M.; Energy Conversion Engineering Conference, 1997. IECEC-97. Proceedings of the 32n 27 July-1 Aug. 1997 Page(s):1427 - 1432 vol.2 AbstractPlus | Full Text: PDE(628 KB) IEEE CNF

12. Trade studies on IR gimbaled optics cooling technologies Rich, M.; Stoyanof, M.; Glaister, D.; Aerospace Conference, 1998. Proceedings., IEEE Volume 5, 21-28 March 1998 Page(s):255 - 267 vol.5

L

AbstractPlus | Full Text: PDE(1104 KB) | IEEE CNF

Help Contact Us Privacy &

#Inspec.

© Copyright 2005 IEEE -

http://ieeexplore.ieee.org/search/searchresult.jsp?disp=cit&queryText=(rich%20m,<in>au)... 7/7/2005

IEEE Xplore# Search Result

Page 1 of 1

l	
l	8
ŀ	ധഃ
ļ	<u></u>
ł	Jore RILIASE 2.0
ŀ	<b>C E</b>
ľ	<b>3</b>
ł	~
	П
	T.
1	П

Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

IEEE XPLORE GUIDE
SEARCH
BROWSE

Search Results

SEARCH BROWSE Results for "(troilitest/l s. ) <n>=u)" Your search matched 4 of 1192192 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

View Session History

» New Search

Modify Search

(krolikoski s. J.<in>au) IEEE JN1, IEEE Journal or Magazine » Key

Check to search only within this results set

Display Format: 6 Citation C Citation & Abstract IEE JNL IEE Journal or Magazine

IEEE Conference Proceeding SNF CNF

Select Article Information

Compoon Spring '88. Thirty-Third IEEE Computer Society International Conference, Di 29 Feb.-3 March 1988 Page(s):328 - 331 The V-synth system Krolikoski, S.J.; IEE CNF IEE Conference Proceeding IEEE Standard

AbstractPlus | Full Text: PDE(212 KB) | IEEE CNF

2. Standardizing ASIC libraries in VHDL using VITAL: a tutorial 

Custom integrated Circuits Conference, 1995. Proceedings of the IEEE 1995 1-4 May 1995 Page(s):603 - 610 AbstractPlus | Full Text: PDE(596 KB) IEEE CNF

ũ

3. Panel: what is the proper system on chip design methodology? Goering, R.; Knibkoski, S.J.;
Design Automation Conference, 1899. Proceedings, 36th
21-25 June 1999 Page(s):999 - 1000 AbstractPlus | Full Text: PDE(128 KB) | IEEE CNF 4. Methodology and technology for virtual component driven hardwarelsoftware co system-evel Krolikoski, S.J.; Schirmeister, F.; Saletski, B.; Rowson, J.; Martin, G.; Circuits and Systems, 1999. ISCAS, 99. Proceedings of the 1999 IEEE International Sy Volume 6, 30 May-2 June 1999 Page(s),456 - 459 vol.6 ũ

AbstractDlus | Full Text: PDE(320 KB) | IEEE CNF

Help Contact Us Privacy & O Copyright 2005 IEEE -

http://ieeexplore.ieee.org/search/searchresult.jsp?disp=cit&queryText=(krolikoski%20s.%2... 7/7/2005

Page 1 of 1

IEEEXplore# Search History

1	Ð	
ı	đ١	G
	·	3
ı		×
	О	1924
		1
ı	$\circ$	í
1	O	1
ı	$\sim$	
ı	- :	
۱	п	
ı		
ı	п	
1		

Home | Login | Logout | Access Information | Alens |

IEEE XPLORE GUIDE

SEARCH

BROWSE

Welcome United States Patent and Trademark Office

Thu, 7 Jul 2005, 6:15:42 PM EST O'Search Session History

Search Query Display Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Cuery Display
   Combine search queries using AND, OR, or NOT
   Delete a search
   Run a search
- (rich m.<in>au)

(misra a.<in>au) Recent Search Queries

Help Contact Us Privacy & © Copyright 2005 IEEE -

#Inspec.

http://ieeexplore.ieee.org/search/history.jsp

7/7/2005



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library • The Guide

+author:Ashutosh +author:Misra

SEARCH

## **Nothing Found**

Your search for +author:Ashutosh +author:Misra did not return any results.

You may want to try an Advanced Search for additional options.

Please review the Quick Tips below or for more information see the Search Tips.

## **Quick Tips**

• Enter your search terms in lower case with a space between the terms.

sales offices

You can also enter a full question or concept in plain language.

Where are the sales offices?

• Capitalize <u>proper nouns</u> to search for specific people, places, or products.

John Colter, Netscape Navigator

• Enclose a <u>phrase</u> in double quotes to search for that exact phrase.

"museum of natural history" "museum of modern art"

 Narrow your searches by using a + if a search term <u>must appear</u> on a page.

museum +art

• Exclude pages by using a - if a search term <u>must not appear</u> on a page.

museum -Paris

Combine these techniques to create a specific search query. The better your description of the information you want, the more relevant your results will be.

museum +"natural history" dinosaur -Chicago

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library • O The Guide

+author:Marvin +author:J. +author:Rich

SEARCH

## **Nothing Found**

Your search for +author:Marvin +author:J. +author:Rich did not return any results.

You may want to try an Advanced Search for additional options.

Please review the Quick Tips below or for more information see the Search Tips.

## **Quick Tips**

• Enter your search terms in <u>lower case</u> with a space between the terms.

sales offices

You can also enter a full question or concept in plain language.

Where are the sales offices?

 Capitalize <u>proper nouns</u> to search for specific people, places, or products.

John Colter, Netscape Navigator

• Enclose a phrase in double quotes to search for that exact phrase.

"museum of natural history" "museum of modern art"

 Narrow your searches by using a + if a search term <u>must appear</u> on a page.

museum +art

• Exclude pages by using a - if a search term <u>must not appear</u> on a page.

museum -Paris

Combine these techniques to create a specific search query. The better your description of the information you want, the more relevant your results will be.

museum +"natural history" dinosaur -Chicago

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player

Page 1 of 2

Page 2 of 2

GOOGLE Inking delay calculation

Web images Groups News Froogle Local more.»

Search Advanced Search

Results 1 - 10 of about 194,000 for linking delay calculation. (0.34 seconds)

Antenna & Propagation engineering - Antenna group delay- HFSS....
Antenna group delay- HFSS calculation. thread247-12487... (Add Stockness To
You Site By Linking To The Professionally Managed Technical Forum.
www.eng-tisc.com/wewthread.clm/qdia112348748pagea 1- 21k - Cached - Similar pages

The real-time delay calculation is embedded in a product called Timing Sign-off (TSO) —... Reduced/compiled perseits output to binary for linking into STA. ... www.depchip.com/lensdeach1-38/hml - ZNc - Jechied - Simila. (DAC 01 Item 38 ...

EETimes.com

Traffic Congestion and Reliability. Linking Solutions to Problems
The Traffic Congestion and Reliability: Linking Solutions to Problems Report ...
The quation below presents the calculation of the travel time index. ...
ops fitwa dot gov/congestion\_report/sppendix\_C.htm - 8k · Cached - Similar pages

Text from "Economic Analysis, Applications to Work Zones...
The formula above is the most basic calculation of present value.... Some agencies resist valuation of user alloyer calculation; However... some opening on sea alloyer caused by construction; However... some opening any analysis shops accessible Gabler, him - 24k - Cached - Similar, pages

psi Integrated Logical and Physical Design February 1998 Massoud.... File Format: Adobe PassGurd - Visev as Text Linking Lyout to Logic Synthesis: A Unification-Based Approach ... Use a high order momentmatching model for interconnect delay calculation during routing and the New Section of Section 1999.

Ethernet. The Definitive Guide. Chapter 13. Multi-Segment...
Linking media segments together with equipment not described in the standard ...
Longheist he POX calculation, you add the entire ast of segment delay...
www.ethermanage.com/ethernet/orl-3-ora/ch13 html - 100k - Cached - Similer.pages

Detay line
dety line is a Quick Facts about transmission line ... A band of nerve fibers
in faiting the medula oblongate and the cerebellum with the midbrainpoins, ...
www.absoluteastronomy.com/ encyclopedia/d/de/delay\_line.htm - 16k - Cached - Similat\_pages

Index of CCE32

Method for Linking Process-level Variability to System Performances ...
Statistical Device United Process-level Variability to System Performances ...
Statistical Device United Process-level Variability (System Performance)

Warwai lyydo-u.ac. ja/publication/cgi-bin/ kenkyuu\_list.p/fleng=en&yeer=3000&branch=CCE32 - 8k - Ceched - Similat.pages

por ARCHITECTS & ENGINEERS SPECIFICATION MSP22e Dual-Channel Multi...
File Format: PDF/Adobe Acrobat - View as HTM.
delay with automatic distance activation, plus a 2-way cross-over mode ...
provided, and inking of 2 units shall allow creation of dual 4x4 mix matrixes, ...
www.biamp.com/pdfMSP22ebrc.pdf - Similar.pages

Gooooooooogle ▶ 12345678910 Result Page: http://www.google.com/search?hl=en&Ir=&q=linking+delay+calculation

7/7/2005

Google Search: linking delay calculation

Free! Instantly find your email, files, media and web history. Download now Google Desktop Search (9) - (6 %, 9:30 AM

Search linking delay calculation Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2005 Google

http://www.google.com/search?hl=en&lr=&q=linking+delay+calculation

7/7/2005

Try an Advanced Search Try this search in <u>The ACM Guide</u> Save results to a Binder P Search Tips

Found 36,575 of 157,956

•• Erectues Bessa parmiem Skutskasou suites

expanded form

Sort relevance

Open results in a new window

Results 1 - 20 of 200

Retevance scale

Post-layout transistor sizing for power reduction in cell-based design was more in the most without on the control modern to the control of t

Results (page 1): post layout delay calculation

Page 2 of 4

In this page, we propose a stew-programmable clock-routing architectur. The stew can be dijuted using programmable delay element (PDEs) which we insert into the clock trees. We develop efficient, shortest such subserts algorithms for programming PDEs to optimize timing. Unlike previous methods for Fiftient, shortest soft publication which require large power and routing penalty, our nethod or an enthods for timing improvement with small overhead. Typically, if thinking requirements are t...

Kaywords: clock architecture, placement, skew optimization

Post-layout optimization for deep submicron design
Koith Saow, hasamith, have nabeysayin, hideoud termin, havaba haeda
Koith Saow, hasamith sawarabeysayin, hideoud termin, havaba haeda
Na me mene. (1971) 2003)
Na me mene

Design for manufacturability and global routing. Performance-impact limited area fill synthesis

Address intermeter: 14 miles, extra marked obey the best 

Onemical-mechanical planarization (CMP) and other manufacturing steps in very deep-submicron VLSI have varying effects on device and interconnect features, depending on the local layout density. To improve manufacturability and performance predictability, area fill features are inserted into the layout to improve uniformity with respect to density orderal. However, the performance impact of area fill insertion is not considered by any fill method in the literature. In this paper, we first revie ...

Keywords: VLSI manufacturability, coupling capacitance extraction, dummy fill problem, greedy method, linear programming, signal delay

Architecture analysis and automation. Architecture evaluation for power-efficient FPGAs Fet U, Dening Chen, Let He, Jason Cong Feen, 700 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays

No an event Approximate Control of the Control of th

This paper researts a flexible FPGA architecture evaluation framework, named pigalsVu-U- for power efficiency analysis of ULT-based FPGA architectures, Our work has several contributions; (i) We develop as mixed-level FPGA power model that combines switch-level models for infercommeds and macromodals or mixed-level FPGA power model that combines switch-level models for infercommeds and macromodals for UTS, (ii) We develop a tool to that automatically generates a back-amorated gate-rept inellist with post-layout excrated appealance and dialays, (iii) We develop a cycle-accurate power similation ...

Keywords: FPGA architecture, FPGA power model, low power design

Post-layout optimization of power and timing for ECL LSIs
A. nonzews. H. Kitasawa, K. Kawal
Wester Proceedings of the 1895 European conference on Design and Test

Tales and the state of the stat

Keywords: ECL LSIs, bipolar ECL LSI, bipolar logic circuit. CAD, circuit optimisation, delay time, emitter-couplet logic, integrated circuit despirated circuit modelling, large scale integration, logic CAD, nonlinear programming, nonlinear programming solver, optimization algorithm, post-layout optimization, power disposition, switching current, timing

<sup>40</sup> Doster Paper Introductions. Crossialk noise optimization by post-layout transistor, sizing Hasanori Hashimoto, Hasao Takahashi, Hidetoshi Onodera Ana Zozz. Proceedings of the 2002 international symposium on Physical design

Additional information: Six station, elected, telescope, citegs, tolon.lens.s For the eventuals: The part 157, 52.50.

This paper purposes a post-layout transistor striling method for crosstals noise reduction. The proposed method downsizes the diversor of the agoressor where for noise reduction, utilizing the precise interconnect information extracted from the detail-routed layouts. We develop a transistor stiling algorithm for crosstals noise reduction under delay constraints, and construct a crosstals moise engineering and construct a crosstals in observations of the construction of the property optimization method unlining a crosstals noise estimation method and a bransistor stiling framework

http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48142464&CFTOKEN=65... 7/7/2005

Results (page 1): post layout delay calculation

K**eywords**: capacitive coupling noise, crosstalk noise, gate sizing, post-layout optimization, transistor sizing

Post-layout timing-driven cell placement using an accurate net length model with movable. Steiner

This paper presents a new algorithm for thinlig-driven cell placement using the notion of movable to Steiner points that capture the rest bookoly. The proposed algorithm inproves the timing closure at the backend of the EDA closin flow. Unlike conventional flows that porform placement and routing in two backend of the EDA closin flow. Unlike conventional flows that porform placement and routing in two separate states and use rough estimates of the neit bength during placement, our algorithm uses excurate neit lengths by considering the neit opplogies during the Elmore deby calculation step and ... H. Ajam, Massoud Pedram rass Proceedings of the 2001 conference on Asia South Padfic design automation MACHINE AND ACCORD COMPLETE STATE STATE STATE THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER.

Filling and slotting: analysis and algorithms
Andrew B. Kahn, Gabrie Nobers, Antis Singh, Hujuan Wang, Alexander Zelikovsky
Andrew B. Proceedings of the 1998 international symposium on Physical design
Art 189

water to classes able ed commerce calego, independent CAST THE STATE OF In very deep-submicron VLSI, cetain manufacturing steps ândsath notably opticide exposure, resist development and etch, chemical vapor deposition and chemical-mechanical polishing (CAP)änndsal have varying effects on device and interconnect features depending on local characteristics of the layout. To make these effects which and predictable, the layout leaff must be made uniform with respect to cetain density parameters. Traditionally, only foundres have performed the p. ...

IDA: Interconnect delay analysis for integrated circuits
A. 1. de Gers, J. B. Reced, H. Rekhor, G. Wilde.
Proceedings of the 21st conference on Design automation

Additional Information. All URISES Abilities (1980) 1551 (1983) (1983) (1983) (1983) No test systems ( ) 2015/2/31823

A delay analysis program has been developed to compute the signal propagation delays attributed to RC intromection nets in integrated clicuits. To take into account the bidirectional nature of MOS transmission gates, the program simulates nets connected through transmission gates as single net of tradistic furnier delays operars, in order to obtain a single set of realistic furnier delays for nets with transmission gates, a delay path analysis and reduction algorithm is used.

Propagation delay calculation for interconnection nats on printed circuit boards by reflected waves there was their waters, working wite research of the area was the proceedings of the 28th conference on ACM/TEEE design automation

Additional Information 1.4 Lifebiles, references, extended

Part of the second seco

Design strategies for active power reduction. UDSM (ultra-deep sub-micron)-aware post-layout DOWEL ODIMIZATION for ultra low-power CMOS-XLSI
Kyu-won OAD, Abhijt Gatteryee
weer zin Proceedings of the 2003 International symposium on Low power electronics and

Applicat thermaton, 14 center, maked, references extended design

In this paper, we propose an efficient approach to minimize total power (switching, and relating and relating approach) to minimize total power (switching, and relating approach) to ultra-low power CMOS circuits in nanometer promoting we present a framework for combining supply/threshold voltage scaling, gate siting, and interconnect seculing continues for power optimization and propose an efficient heurstic algorithm-which ensures that the total slock budget is maximal and the total power is minimal in the presence of bock ...

Keywords: device and interconnect co-optimization, low-power design, nanometer design, time slack distribution

http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48142464&CFTOKEN=65... 7/7/2005

by baloning a compiler tree-parsign tool for datapath modelle mapping, we produce good quality results for datapath synthesis in very fast run time. Rather than flattening the design to gates, we preserve the datapath structure, this allows exploitation of specialized datapath features in Focks, retains regularity, and also results in a smaller problem stare. In further active thin mapping speed, we formulate the problem as tree covering and solve it efficiently with a linear-time dynamic pr... In this paper we study the effect of post-layout pin permutation of designs for FPCA devices with non-uniform cell delays. We present a simple, but timing optimal, pin permutation scheme, and report the results of applying the scheme on a set of public logic synthesis benchmark designs that were synthesized and placed by state-of-the-art commercial FPCA design tools configured to maximum optimization level. Despite the preceding optimizations, we still observed an average timing Advances in FPGA CAD. The effect of post-layout bin permutation on timing Yuzheng Ding, Peter Suars, Nanchi Chou Programmy SACM/SIGDA 13th International symposium on Field-programmable gate arrays

No worder PACTIFELIS | MIDAS\_integrated CAD\_for total system design w/ nr burley. Sr. Holewa w/ nr burley. Sr. Holewa w/ nr proceedings of the 22nd ACM/IEEE conference on Design automation law ns Keywords: FPGA, logic synthesis, placement, timing optimization improvement of 3 ...

Control Data's Wodular Integrated Design Automation System (HDAS) is a highly integrated CAD system supporting the full range of sets/titles required for the design of complex oldusia systems. From schematic capture though design verification and manufacturing, HIDAS emphastics a structured top down approach, from chips to supercompress. HIDAS is to high interactual and its capacite of managing and controlling the design of some of the world's largest computers, as well as speeding up the des. The ACM Pertal is published by the Association for Computing Machinery. Copyright © 2005 ACM, tho, I set all Usage. Entracy.Policy. Code.of.Entrac. Connact.Us VAMP: a VHDL based concept for accurate modeling and post layout timing simulation of Result page: 1 2 3 4 5 6 2 8 9 10 next electronic systems
Bernbard winder, Gunther Lehmann, Klaus D. Moller-Glaser
James Proceedings of the 33rd annual conference on Design automation
Assert Manual Conference on Design automation
Assert Manual Linear Ideas, Results 1 - 20 of 200

Additional Information: 14 custon, stateast effections, states, cotos genus

RealPlayer

Useful downloads: Adoba Acrobal QuickJima B.Windows Media.Player

http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48142464&CFTOKEN=65... 7/7/2005

PRRTAL

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: © The ACM Digital Library C The Guide back annotation delay

SEARCH

CHE DIGIT OF GUIDE LIBRARY

Feedback Report a problem Satisfaction

Terms used back annotation delay

Found 19,941 of 157,956

Save results to a Binder Search Tips expanded form relevance

Sort results

Try an Advanced Search
Try this search in The ACM Guide

Results 1 - 20 of 200

Open results in a new

Best 200 shown

Relevance scale 🗌 🔛 🖀 🖿

next

1 DA STANDARDS ACTIVITIES

April 1989 ACM SIGDA Newsletter, Volume 19 Issue 1

Additional Information: full citation, abstract Full text available: Dpdf(1.03 MB) Dr. Jim Armstrong from Virginia Polytechnic Institute (VPI) called to order the third meeting Texas. This meeting was held jointly with the Electronic Industry Association (EIA). The meeting was started by recounting what had taken place at the previous two meetings. He detailed the approach taken by the group to develop a model standard. Four papers will be of the VHDL modeling subcommittee of the IEEE DATC on January 12 at MCC in Austin, published in a special issue of Design & Test ma ...

Architecture analysis and automation: Architecture evaluation for power-efficient ~

February 2003 Proceedings of the 2003 ACM/SIGDA eleventh international symposium Fei Li, Deming Chen, Lei He, Jason Cong

on Field programmable gate arrays

Additional Information: full citation, abstract, references, citings, index Full text available: 🔁 pdf(338.83 KB)

This paper presents a flexible FPGA architecture evaluation framework, named fpgaEVA-LP, contributions: (i) We develop a mixed-level FPGA power model that combines switch-level models for interconnects and macromodels for LUTs; (ii) We develop a tool that automatically generates a back-annotated gate-level netlist with post-layout extracted for power efficiency analysis of LUT-based FPGA architectures. Our work has several capacitances and delays; (iii) We develop a cycle-accurate power simulato

Keywords: FPGA architecture, FPGA power model, low power design

VHDL: a call for standards

June 1988 Proceedings of the 25th ACM/IEEE conference on Design automation

Additional Information: full citation, abstract, references, citings, index Full text available: Dpdf(695,25 KB) With the introduction of the IEEE 1076 version of VHDL, an excellent industry standard hardware description language is now available. VHDL is an extremely flexible and versatile language. As a consequence, the language reference documentation is not sufficient to

http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48142464&CFTOKEN=65... 7/7/2005

Results (page 1): back annotation delay

models. What is required is a set of VHDL modelling conventions and standard packages which structure the usage of VHDL modelling approaches. Th ... insure that models written by one hardware designer will be compatible with another's

Optimization of custom MOS circuits by transistor sizing

Andrew R. Conn, Paula K. Coulman, Ruud A. Haring, Gregory L. Morrill, Chandu Visweswariah January 1997 Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design

Full text available: 📆 poff(68.95 KB) 🖲 Additional Information: full citation, abstract, references, citings, index

Optimization of a circuit by transistor sizing is often a slow, tedious and iterative manual process which relies on designer intuition. Circuit simulation is carried out in the inner loop towards being able to rapidly design high-performance, custom circuits. JiffyTune is a new circuit optimization tool that automates the tuning task. Delay, rise/fall time, area and of this tuning procedure. Automating the transistor sizing process is an important step power targets are accommodated. Each (weig ...

Keywords: Circuits, transistor sizing, optimization, simulation, gradients.

Modeling ASIC memories in VHDL s

September 1996 Proceedings of the conference on European design automation Balaji, P. Krishnamurthy

Additional Information: full citation, references, index terms Full text available: 🔁 pdf(85,09 KB)

Ajay J. Daga, Loa Mize, Subramanyam Sripada, Chris Wolff, Qiuyang Wu June 2002 Proceedings of the 39th conference on Design automation 6 Timing abstraction: Automated timing model generation

Additional Information: full citation, abstract, references, index terms Full text available: R pdf(260\_13 KB)

dramatically improves chip-level STA runtime in a hierarchical design flow. In this paper we discuss two different approaches to model generation, the design flows they lend themselves to and results from the application of these model generation solutions to large The automated generation of timing models from gate-level netlists facilitates IP reuse and customer designs.

Keywords: EDA, model generation, static timing analysis

Toshihiro Hattori, Yusuke Nitta, Mitsuho Seki, Susumu Narita, Kunio Uchiyama, Tsuyoshi 7 Design methodology of a 200MHz superscalar microprocessor; SH-4

May 1998 Proceedings of the 35th annual conference on Design automation - Volume Takahashi, Ryuichi Satomura

Full text available: 🔀 pdf(282.85 KB)

Additional Information: full citation, abstract, references, citings, index

A new design methodology focusing on high speed operation and short design time is described for the SH-4 200MHz superscalar microprocessor. Random test generation, logic emulation, and formal verification are applied to logic verification for shortening design time. Delay budgeting, forward/back annotation, and clock design are key features for timing driven design. http://portal.acm.org/results.cfm?coll=ACM&di=ACM&CFID=48142464&CFTOKEN=65... 7/7/2005

Keywords: design methodology, microprocessor, timing, verification

Multi-objective circuit partitioning for cutsize and path-based delay minimization Cristinel Ababei, Navaratnasothie Selvakkumaran, Kia Bazargan, George Karypis November 2002 Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design 8

Additional Information: full citation, abstract, references, citings, index Full text available: 🔁 pdf(466,96 KB)

circuit delay minimization. We change the partitioning process itself by introducing a new objective function that incorporates a truly path-based delay component for the most critical paths. To avoid semi-critical paths from becoming critical, the traditional slack based In this paper we present multi-objective hMetis partitioning for simultaneous cutsize and delay component is also included in the cost function. The proposed timing driven partitioning algorithm is built on top of the hMetis al ...

DA STANDARDS ACTIVITIES 6

July 1988 ACM SIGDA Newsletter, volume 18 Issue 2

Additional Information: full citation, abstract Full text available: Dpdf(1.01 MB) Users of electronic design automation (EDA) systems often discover that their different tools don't talk to each other. Each tool has its own way of expressing design data and these ways are often incompatible. 10 Session 10. Regular Circuit Fabrics (invited). Architecture and synthesis for multi-cycle

communication

Jason Cong, Yiping Fan, Xun Yang, Zhiru Zhang April 2003 Proceedings of the 2003 international symposium on Physical design

Additional Information: full citation, abstract, references, citings, index

Full text available: Dpdf(314.81 KB)

interconnects take multiple clock cycles. In this paper, we propose a regular distributed contains a cluster of computational logic and local register files. We also propose a new architecture structurally consists of a two-dimensional array of islands, each of which register (RDR) micro-architecture for multi-cycle on-chip communication. An RDR For multi-gigahertz designs in nanometer technologies, data transfers on global synthesis methodology based on the RDR architecture. Novel layout ...

Keywords: RDR, binding, deep sub-micron, interconnect, multi-cycle communication, placement, scheduling, timing closure

11 Integrating logic retiming and register placement

Tzu-Chieh Tien, Hsiao-Pin Su, Yu-Wen Tsay, Yih-Chih Chou, Youn-Long Lin November 1998 Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design

Full text available: 🖪 pdf(440.79 KB) — Additional Information: full citation, references, citings, index terms

12 Advances in FPGA CAD: The effect of post-layout pin permutation on timing

Yuzheng Ding, Peter Suaris, Nanchi Chou February 2005 Proceedings of the 2005 ACM/SIGDA 13th International symposium on Full text available: 🖪 pdf(327.46 KB) Additional Information: full citation, abstract, references, index terms Field-programmable gate arrays

http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48142464&CFTOKEN=65...

7/7/2005

Results (page 1): back annotation delay

In this paper we study the effect of post-layout pin permutation of designs for FPGA devices with non-uniform cell delays. We present a simple, but timing optimal, pin permutation scheme, and report the results of applying the scheme on a set of public logic synthesis benchmark designs that were synthesized and placed by state-of-the-art commercial FPGA design tools configured to maximum optimization level. Despite the preceding optimizations, we still observed an average timing improvement of 3 ...

Keywords: FPGA, logic synthesis, placement, timing optimization

13 A design flow for partially reconfigurable hardware

May 2004 ACM Transactions on Embedded Computing Systems (TECS), Volume 3 Issue 2

This paper presents a top-down designer-driven design flow for creating hardware that Full text available: Dpdf(698.30 KB) Additional Information: full citation, abstract, references, index terms

simulation (both functional and timing), synthesis, automatic placement and routing, partial configuration generation and control of partially reconfigurable designs. Collectively these exploits partial run-time reconfiguration. Computer-aided design (CAD) tools are presented, which complement conventional FPGA design environments to enable the specification, tools constitute the dynamic circuit switching CAD f ...

Keywords: FPGA, Viterbi decoder, configuration control, dynamically reconfigurable logic (DRL), power estimation, run-time reconfiguration (RTR)

14 Novel design methodologies and signal integrity. Temporofunctional crosstalk noise

Donald Chai, Alex Kondratyev, Yajun Ran, Kenneth H. Tseng, Yosinori Watanabe, Malgorzata Marek-Sadowska

June 2003 Proceedings of the 40th conference on Design automation

Additional Information: full citation, abstract, references, index terms Full text available: Dpdf(177,56 KB) Noise affects circuit operation by increasing gate delays and causing latches to capture incorrect values. This apper proposes a method of characterizing correlation of signal transitions in multiple nets by considering both timing and functionality of the signals, and uses it in an analysis procedure to eliminate noise faults that cannot actually happen when such correlations are considered. It uses four-variable Boolean logic to characterize signal transitions in a time interval, and formulate.

Keywords: SAT formula, crosstalk noise, timed Boolean logic

15 Physical design and synthesis (panel); merge or diel

Richard Bushroe, Massoud Pedram, Raul Camposano, Giovanni De Michell, Antun Domic, Chi-Ping Hsu, Michael Jackson

June 1997 Proceedings of the 34th annual conference on Design automation - Volume

Full text available: 🔁 pdf(63.96.KB). 🗐 Additional Information: tull.citation, abstract, citings, index.terms Publisher Site

interconnect delay and powerdissipation can no longer be ignored. Existing enhancements to synthesis and physical design tools (such as non-linear delay modeling, custom wire load models, back annotation of calculated delays, early oorplanning, post-layoutre-mapping and resizing) have not been able to solved theproblem. It thus remains that tradeoffs in logical As IC fabrication capabilities extend down to sub-haif-micron, the significance of

7/7/2005 http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48142464&CFTOKEN=65...

and physical domains must be addressed in an integrate ...

16 Poster session 1: A practical CAD technique for reducing power/ground noise in DSM

Arindam Mukherjee, Krishna Reddy Dusety, Rajsaktish Sankaranarayan April 2003 Proceedings of the 13th ACM Great Lakes symposium on VLSI

Full text available: 🖪 pdf(101.48 KB) Additional Information: full citation, abstract, references, index terms

networks. In this work we propose a CAD optimization technique to spread out the switching times of different gates in a circuit to reduce its SSN, by sizing them appropriately. We make sure that its critical delay does not increase while its p/g noise One of the fundamental problems in Deep Sub Micron (DSM) circuits is Simultaneous Switching Noise (SSN), which causes voltage fluctuations in the circuit power/ground decreases. Our formulation is a Linear Programming one, which we have efficienti Keywords: gate sizing, linear programming, low power, power/ground noise, simultaneous switching noise, timing analysis

17 Post-layout optimization for deep submicron design

Full text available: 🔁 pdt(3.12.66.KB) — Additional Information: full citation, references, citings, index terms Koichi Sato, Masamichi Kawarabayashi, Hideyuki Emura, Naotaka Maeda June 1996 Proceedings of the 33rd annual conference on Design automation

18 Combined topological and functionality based delay estimation using a layout-driven approach for high level applications

Champaka Ramachandran, Fadi J. Kurdahi November 1992 Proceedings of the conference on European design automation

Full text available: 🖪 pdf(854.38 KB) — Additional Information: full citation, references, citings, index terms

19 Verification of a Complex SoC: The PRO3 Case-Study

F. Andritsopoulos, C. Charopoulos, G. Doumenis, F. Karoubalis, Y. Mitsos, F. Petreas, I. Theologitou, S. Perissakis, D. Reisis

March 2003 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2

Additional Information: full citation, abstract

complex network processor. The PRO3 processor1 can operate in either ATM or IP based multiprotocol networking environments, supporting link rates up to 2.4 Gbps. We describe the methodology followed during the verification process, from specifications to silicon prototype test and highlight the problems encountered during the post-layout procedure. To In this paper we present the experience gained from the design and verification of a accommodate the application verification a proprietary Debug ... 20 Poster Session 1. Structured interconnect architecture, a solution for the non-scalability of bus-based SoCs

Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh April 2004 Proceedings of the 14th ACM Great Lakes symposium on VLSI

Full text available: 📆 pdf(220,40 KB) - Additional Information: full citation, abstract, references, index terms

7/7/2005 http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48142464&CFTOKEN=65...

Results (page 1): back annotation delay

Multi-Processor (MP-SoC) platforms are emerging as the latest trend in SoC design. Monolithic bus-based interconnect architectures will not be able to support the clock cycle requirements of these high performance SoCs. Systems having multiple smaller buses, integrated through repeaters or bridges, are possible alternatives. But these kinds of solutions are ad-hoc in nature. By adopting a more structured network-based design paradigm, specific clock cycle requirements can easily be met. The prec ...

Keywords: BFT, MP-SoC, bus, pipelining, scalability

Results 1 - 20 of 200

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc Lerms of Usage Privacy Policy Code of Ethics Contact Us Real Player Useful downloads: Adobe Accobat CouickTime Mindows Media Player

http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48142464&CFTOKEN=65... 7/7/2005

	7
	ľ
	ľ
	,
	ľ

PRRTAL

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

SEARCH

"standard delay format

WALLE OF BOTH OF THE PARTY

Feedback Report a problem Satisfaction

Terms used standard delay format

Save results to a Binder 2 Search Tips

> Sort results Display

Found 15 of 157,956

Try an <u>Advanced Search</u> Try this search in <u>The ACM Guide</u>

expanded form

□ Open results in a new

Results 1 - 15 of 15

Relevance scale 🗌 🔛 🖿 🖿

Advances in synthesis: Implementing asynchronous circuits using a conventional EDA

June 2002 Proceedings of the 39th conference on Design automation Christos P. Sotiriou

Additional Information: full citation, abstract, references, citings, index Full text available: 🔁 pdf(107.01 KB)

asynchronous circuit implementation technique, direct-mapping, and by identifying the delay constraints and exploiting certain EDA tool features, this paper demonstrates that a conventional EDA tool flow can be used to describe, place, route and timing-verify conventional EDA tool flow and conventional standard cell libraries. Based on a gate-level This paper presents an approach by which asynchronous circuits can be realised with a

Keywords: EDA, asynchronous, tool-flow

2 Testing and Fault-Tolerance: Test generation for resistive opens in CMOS Arun Krishnamachary, Jacob A. Abraham April 2002 Proceedings of the 12th ACM Great Lakes symposium on VLSI

Full text available: 🖪 pdf(100.35 KB) — Additional Information: full citation, abstract, references, index terms

faults, which result in increased delays along some paths. The improved detection of CMOS open defects is made possible by a new delay fault model which combines the advantages of the gate delay fault model and the path delay fault model. We develop a test generation methodology for this fault model which enables generation of test vectors that test a This paper develops new techniques for detecting both stuck-open faults and resistive open percentage of the longest sensitizable paths in the des ...

Keywords: defect detection, delay testing, resistive opens

A new gate delay model for simultaneous switching and its applications Llang-Chi Chen, Sandeep K. Gupta, Melvin A. Breuer June 2001 Proceedings of the 38th conference on Design automation Additional Information: full citation, abstract, references, citings, index Full text available: 🕟 pdf(163.26 KB)

http://portal.acm.org/results.cfm?coil=ACM&dl=ACM&CFID=48142464&CFTOKEN=65...

7/7/2005

Results (page 1): "standard delay format"

Physical considerations in high-level synthesis: A watermarking system for IP Tingyuan Nie, Tomoo Kisaka, Masahiko Toyonaga protection by a post layout incremental router

Additional Information: full citation, abstract, references, index terms June 2005 Proceedings of the 42nd annual conference on Design automation Full text available: 🔁 pdf(1,92 MB)

then embedded by using an incremental router into the layout design. This watermarking technique uniquely identifies the circuit origin, yet is difficult to be detected or fabricated. The incremental router consists of a rip-up and a special re-router that inserts redundant In this paper, we introduce a new watermarking system for IP protection on post-layout design phase. Firstly the copyright is encrypted by DES (Data Encryption Standard) and bends into wires probabilistic. We evaluated the te ... Keywords: incremental router, intellectual property protection (IPP), post layout design,

A design flow for partially reconfigurable hardware S

Ian Robertson, James Irvine May 2004 ACM Transactions on Embedded Computing Systems (TECS), volume 3 Issue 2 Additional Information: full citation, abstract, references, index terms Full text available: Tpdf(698.30 KB)

simulation (both functional and timing), synthesis, automatic placement and routing, partial configuration generation and control of partially reconfigurable designs. Collectively these exploits partial run-time reconfiguration. Computer-aided design (CAD) tools are presented, which complement conventional FPGA design environments to enable the specification, This paper presents a top-down designer-driven design flow for creating hardware that tools constitute the dynamic circuit switching CAD f ...

Keywords: FPGA, Viterbi decoder, configuration control, dynamically reconfigurable logic (DRL), power estimation, run-time reconfiguration (RTR)

Session 9A: System level test and reliability: Accurate CMOS bridge fault modeling with neural network-based VHDL saboteurs

November 2001 Proceedings of the 2001 IEEE/ACM international conference on Don Shaw, Dhamin Al-Khalili, Côme Rozon

Additional Information: full citation, abstract, references, citings, index Computer-aided design Full text available: 🔁 pdf(137.79 KB) This paper presents a new bridge fault model that is based on a multiple layer feedforward neural network and implemented within the framework of a VHDL saboteur cell. Empirical evidence and experimental results show that it satisfies a prescribed set of bridge fault model criteria better than existing approaches. The new model computes exact bridged node voltages and propagation delay times with due attention to surrounding circuit elements. This is significant since, with the exception of full ...

Keywords: CMOS ICs, VHDL, bridge defects, fault models, fault simulation, neural

7 Hierarchical physical design methodology for multi-million gate chips

7/7/2005 http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48142464&CFTOKEN=65... Christopher Inacio, Herman Schmit, David Nagle, Andrew Ryan, Donald E. Thomas, Yingfair

Tong, Ben Klass June 1999 Proceedings of the 36th ACM/IEEE conference on Design automation

Additional Information: full citation, references, index terms

Full text available: 🖪 pdf(90.16 KB)

Page 4 of 4

April 2001 Proceedings of the 2001 international symposium on Physical design Full text available: 🖪 pdf(136.52 KB) Additional Information: full citation, abstract, citings, index terms

In this paper, a design methodology for the implementation of multi-million gate systemon-chip designs is described.

Keywords: deep sub-micron, floorplanning, hierarchical design, partitioning, physical prototype, placement

Shih-Hsu Huang March 2001 Proceedings of the 2001 international workshop on System-level An effective low powr design methodology based on interconnect prediction interconnect prediction

Full text available: Dpdf(150,24,KB) Additional Information: full citation, abstract, references, index terms

The demand for low power digital systems has motivated significant research. However, the power estimation at the logic level is a difficult task because interconnect plays a role in determining the total chip power dissipation. As a result, the power optimization at the logic level may be inaccurate due to the lack of physical place and route information. In this paper, we will present an effective low power design methodology based on interconnect prediction at the logic level. The propos ...

W. Roethig, A. M. Zarkesh, M. Andrews February 1998 Proceedings of the conference on Design, automation and test in Europe Power and timing modeling for ASIC designs

Full text available: <u>A politida.70 KB)</u> Additional Information: full citation, references, index terms Publisher.Site

Masahiko Toyonaga, Kelichi Kurokawa, Takuya Yasui, Atsushi Takahashi May 2000 Proceedings of the 2000 international symposium on Physical design Full text available: 🔁 pdf(163.92 KB) Additional Information: full citation, references, citings 10 A practical clock tree synthesis for semi-synchronous circuits

Keywords: clock scheduling, clock-input timing, environmental and manufacturing conditions, semi-synchronous, various timing clock tree, zero skew clock tree

Bill Halpin, C. Y. Roger Chen, Naresh Sehgal March 2000 Proceedings of the 10th Great Lakes symposium on VLSI 11 A sensitivity based placer for standard cells

Additional Information: full citation, abstract, references, citings, index Full text available: 🔁 pdf(553.34 KB) We present a new timing driven method for global placement. Our method is based on the observation that similar net length reductions in the different nets that make up a path may not impact the path delay in the same way. For each net in the design, we compute the net sensitivity, or the path delay reduction as a result of net length improvements. We use very accurate delay models that include the impact of waveform slope and driver loading effects.

12 Vertical benchmarks for CAD

Our new timing driven algorithm use ...

7/7/2005 http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48142464&CFTOKEN=65...

			l	
13 Robust IP watermarking methodologies for physical design Andrew B. Kahng, Stefanus Mantik, Igor L. Markov, Miodrag Potkonjak, Paul Tucker, Huijuan Wang, Gregory Wolfe May 1989 Proceedings of the 35th annual conference on Design automation - Volume 00 Full text available: Dadi(425.94 KB) Additional Information: full citation, abstract, references, citings, index terms	Increasingly popular reuse-based design paradigms create a pressing need for authorship enforcement techniques that protect the intellectual property rights of designers. We develop the first intellectual property protection protocols for embedding design watermarks at the physical design level. We demonstrate that these protocols are tarnsparent with respect to existing industrial tools and design flows, and that they can embed watermarks into real-world industrial designs	Keywords: intellectual property test, system-on-chip test, testing embedded core 14 VAMP: a VHDL based concept for accurate modeling and post layout timing simulation	of electronic systems Bernhard Wunder, Gunther Lehmann, Klaus D. Müller-Glaser June 1996 Proceedings of the 33rd annual conference on Design automation Full text available: ∰pdf(330,37 KB) Additional Information: full cliation, references, clings, index terms	15 VHDL & Verilog compared & contrasted—plus modeled example written in VHDL. Verilog and C. Douglas J. Smith June 1996 Proceedings of the 33rd annual conference on Design automation

Real Player

Useful downloads: BAdobe Acrobat Q QuickTime Mivindows Media Player

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

Terms of Usage Privacy Policy Code of Ethics Contact Us

Additional Information: full citation, references, index terms

Full text available: 🔁 pdf(58,55 KB)

Results 1 - 15 of 15

7/7/2005

http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48142464&CFTOKEN=65...

Google Search: "Standard Delay Format" reduction

Web Images Groups News Froogle Local more.»

Search Advanced Search Preferences GOOGLE "Standard Delay Format" reduction

Results 1 - 10 of about 305 for "Standard Delay Format" reduction. (0.19 seconds)

PDF1 Standard Delay Format Specification

Standard Delay Format Free articles and information about Standard Delay Format www.MyWiseOwl.com

Sponsored Links

Submicron....
The food does full-chip extraction, delay calculation and data reduction during ... circuit netists and Standard Delay Format (SDF) for delay information....
www.edn.com/article/CA79036.html - Similar pages Pumped-up EDA-verification tools tackle complex deep-

Postlayout EDA tools lock onto full-chip verification

Parasitic RC-reduction software, either as a standalone tool or as part of a verification ... SDF Standard delay format. You use this public-domain format, ... www.edn.com/archives/1996/101096/21df\_03.htm - 59k - Cached - Similar pages

[ More results from www.edn.com ]

POST ENCOUNTER TRUE-TIME DELAY TEST

File Format: PDF/Adobe Acrobat - <u>View as HTML</u> standard defay format (SDF) furning... reduction through faster-than-at-, speed test, standard defay format (SDF) furning... reduction through faster-than-at-, speed test, Generates highest coverage with, compact vector sets (typically ... www.cadence.com/datasheets/Enc\_TT\_delTst\_DS.pdf - Similar.pages.

General Product Information ... on a 2-million gate design using VirtualScan w showed a 22x reduction in test time. and will also read Standard Delay Format (SDF) timing files. ...

www.syntest.com/General.htm - 10k - Cached - Similar pages

Article.: How to Achieve Sign-off Quality Signal Integrity Analysis ... A third approach to Si analysis combines standard delay format (SDF) and signal switching ... This voltage reduction is referred to as IR (voltage) drop ... www.synopsys.com/news/pubs/ compiler/art2\_signal-may03.html - 20k -Cached - Similar pages ppp VHDL & Verilog Compared & Contrasted - Plus Modeled Example ...

File Format: PDF/Adobe Acrobat
A spin-off from Verilog is the Standard Delay Format (SDF). This ... same operation as a Verilog unary reduction operator. VHDL has ...

www.esperan.com/vhdlvlogcompared.pdf - Similar.pages

The first output is an incremental standard delay format (SDF) file, ... This reduction occurs by eliminating loops through the place and route process (the ... www.commsdesign.com/design\_comer/ showArticle.jhtml?articleID=16500380 - 59k -CommsDesign - Removing Pessimism from Crosstalk Analysis

IEEE Standards Description: 1364.1-2002

Cached - Similar pages

... 7.5.11 Strength reduction by nonresistive devices; 7.5.12 Strength reduction ... 7.13 Timing checks; 7.14 Backannotation using the standard delay format ...

http://www.google.com/search?q=%22Standard+Delay+Format%22+reduction&hl=en&lr=... 7/7/2005

Google Search: "Standard Delay Format" reduction

standards.ieee.org/reading/ieee/ std\_public/description/dasc/1364.1-2002\_desc.html -Similar pages

Chip Design Magazine

... timing analysis capability using Standard Delay Format (SDF) timing data, ... With the current technologies, a data volume and test time reduction of ... www.chipdesignmag.com/display. php?articleid=73&issueld=6 - 45k - Cached - Similal\_page

Free! Instantly find your email, files, media and web history. Download now Carolle Desktop Search ග (() වනයා

"Standard Delay Format" reduction

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

@2005 Google

http://www.google.com/search?q=%22Standard+Delay+Format%22+reduction&hl=en&lr=... 7/7/2005

IEEE Xplore# Search Result

Page 1 of 1

l	
l	13
i	£ 62
ı	
ı	24
ı	<b>~</b> ;
ı	O.E
r	•
	$\boldsymbol{\times}$
ı	п
ı	7.
Г	10

Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

Ä
SEARCH
č

BROWSE	
O Search Results	Desults for "I stabled and delay welstages !"

Results for "I standard delay format≺in>metadata |" Your search matched 3 of 1192192 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History

New Search

Modify Search

( standard delay format<in>metadata )

IEEE JNL IEEE Journal or Magazine

» Key

C Check to search only within this results set

Display Format: @ Citation C Citation & Abstract

IEE JNL IEE Journal or Magazine

IEEE Conference Proceeding

Select Article Information

IEE CNF IEE Conference Proceeding

Ë

IEEE standard for standard delay format (SDF) for the electronic design process IEEE Std 1497-2001
 Dec. 2001

IEEE Standard

AbstractPlus | Full Text: PDE (480 KB) IEEE STD

2. OLIVIA: object oriented logic simulation implementing the VITAL standard Fleischmann, J.; Schlagenhaft, R.; Peller, M.; Frohlich, N.; V.S.; 1987. Proceedings. Severth Great Lakes Symposium on 13-15 March 1997 Page(s):51-56 Ľ

AbstractPlus | Full Text: PDE(508 KB) | IEEE CNF

 Delay and power calculation standards - Part 3: Standard Delay Format (SDF) for dessign process:
 IEC 61522-3 First edition 2004-09; IEEE 1497
 2004 Page(6):0\_1 - 94  $\Box$ 

AbstractPlus | Full Text: PDE(786 KB) IEEE STD

Help Contact Us Privacy &

Copyright 2005 IEEE -

http://ieeexplore.ieee.org/search/search/searchresult.jsp?query1=standard+delay+format&scope1=... 7/7/2005